

Lecture 02: Ratioless Logic Designs

Prof. Ming-Bo Lin

Department of Electronic Engineering

National Taiwan University of Science and Technology


Syllabus

- Basic operations of switches
- Switch logic circuits
- Systematic design methodologies


Syllabus

- Basic operations of switches
 - nMOS switches
 - pMOS switches
 - TG switches
 - Basic logic circuits
- Switch logic circuits
- Systematic design methodologies


nMOS Switches



(a)




(b)







(c)

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[\left(V_{GS} - V_{T,n} - \frac{1}{2} V_{DS} \right) V_{DS} \right]$$

$$I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{T,n})^2$$






nMOS Switches



Syllabus


- Basic operations of switches
 - nMOS switches
 - pMOS switches
 - TG switches
 - Basic logic circuits
- Switch logic circuits
- Systematic design methodologies

pMOS Switches







$$I_D = \mu_n C_{ox} \frac{W}{L} \left[\left(V_{SG} - |V_{T,p}| - \frac{1}{2} V_{SD} \right) V_{SD} \right]$$

$$I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{SG} - |V_{T,p}|)^2$$





pMOS Switches




Syllabus

- Basic operations of switches
 - nMOS switches
 - pMOS switches
 - TG switches
 - Basic logic circuits
- Switch logic circuits
- Systematic design methodologies

TG Switches




TG Switches





Syllabus

- Basic operations of switches
 - nMOS switches
 - pMOS switches
 - TG switches
 - Basic logic circuits
- Switch logic circuits
- Systematic design methodologies



Basic Logic Circuits



Basic Logic Circuits



		$S2$	
		0	1
$S1$	0	off	on
	1	on	on




		$S2$	
		0	1
$S1$	0	on	on
	1	on	off

f/f' Implementation


■ f/f' implementation (FCMOS)

- f function (pull-up network (PUN))
- f' function (pull-down network (PDN))




f/f' Implementation

- A two-input NAND gate example



f/f' Implementation

■ AND-OR-Inverter (AOI)




Syllabus


- Basic operations of switches
- Switch logic circuits
 - Switch logic circuits
 - Basic rules
 - Shannon's expansion theorem
 - Residues of a switching function
- Systematic design methodologies

Switch Logic Circuits

- Why the following logic circuit cannot work correctly?



(a)




(b)

- Another example

Can the right logic circuit correctly implement the switching function?

$$f(x, y, z) = xy + yz + yz$$



Syllabus

- Basic operations of switches
- Switch logic circuits
 - Switch logic circuits
 - Basic rules
 - Shannon's expansion theorem
 - Residues of a switching function
- Systematic design methodologies

Basic Rules

■ Rule 1 (node-value rule)

- The function or a signal summing point must **always** be connected to 0 **or** 1 at any time

■ Rule 2 (node-conflict-free rule)

- The function or a signal summing point must **never** be connected to 0 **and** 1 at the same time

Please always remember these two rules.

Basic Rules

■ Rule 1

- Correct logic function

■ Rule 2

- Distinguishes ratioless logic from ratioed logic

■ Ratioless logic

- Both rules are confined

■ What is ratioless logic?

Syllabus


- Basic operations of switches
- Switch logic circuits
 - Switch logic circuits
 - Basic rules
 - Shannon's expansion theorem
 - Residues of a switching function
- Systematic design methodologies

Shannon's Expansion Theorem

■ Shannon's expansion theorem

$$f(x_{n-1}, x_{n-2}, \dots, x_2, x_1, x_0) = x_i f(x_{n-1}, x_{n-2}, \dots, x_{i+1}, 1, x_{i-1}, \dots, x_2, x_1, x_0) + \bar{x}_i f(x_{n-1}, x_{n-2}, \dots, x_{i+1}, 0, x_{i-1}, \dots, x_2, x_1, x_0)$$

Proof: Trivial.



Shannon's Expansion Theorem

■ An example

$$\begin{aligned}f(x, y, z) &= xy + xz + yz \\&= \bar{x} \cdot f(0, y, z) + x \cdot f(1, y, z) \\&= \bar{x} \cdot (yz) + x \cdot (y + z + yz) \\&= \bar{x}yz + xy + xz\end{aligned}$$

Syllabus

- Basic operations of switches
- Switch logic circuits
 - Switch logic circuits
 - Basic rules
 - Shannon's expansion theorem
 - Residues of a switching function
- Systematic design methodologies

Residues of a Switching Function

■ Let

$$X = \{x_{n-1}, x_{n-2}, \dots, x_2, x_1, x_0\}$$

$$Y = \{y_{m-1}, y_{m-2}, \dots, y_2, y_1, y_0\}$$

For all $y_j \in X$

■ **Residue** of $f(X)$ with respect to Y , denote $f_Y(X)$

- Set all **complementary** literals equal to 0
- Set all **true** literals equal to 1

Residues of a Switching Expression

■ Example

$$f(w, x, y, z) = \overline{w}\overline{x}y + \overline{w}xy + \overline{w}x\overline{y}z + wxyz + (w\overline{x}y)$$

$$f_{\overline{w}\overline{x}\overline{y}}(0, 0, 0, z) = 0 \qquad f_{w\overline{x}\overline{y}}(1, 0, 0, z) = 0$$


$$f_{\overline{w}\overline{x}y}(0, 0, 1, z) = 1 \qquad f_{w\overline{x}y}(1, 0, 1, z) = \phi$$

$$f_{\overline{w}x\overline{y}}(0, 1, 0, z) = z \qquad f_{wx\overline{y}}(1, 1, 0, z) = 0$$

$$f_{\overline{w}xy}(0, 1, 1, z) = 1 \qquad f_{wxy}(1, 1, 1, z) = z$$

Residue Map --- General Form

- Let $X = \{x_{n-1}, \dots, x_1, x_0\}$
 $Y = \{y_{m-1}, \dots, y_1, y_0\}$



Residue Map Example

■ $f(w, x, y, z) = \Sigma(0, 1, 3, 5, 6, 10, 14).$

xyz		000	001	010	011	100	101	110	111
w	0	①0	①1	2	③3	4	⑤5	⑥6	7
	1	8	9	⑩10	11	12	13	⑭14	15

Residue Map Example

- $f(v, w, x, y, z) = \Sigma (1, 7, 9, 11, 13, 22, 25, 26, 27, 30, 31) + \Sigma_{\neg} (15, 17, 19, 23)$

$vw \backslash xyz$		000	001	010	011	100	101	110	111
00		0	①	2	3	4	5	6	⑦
01		8	⑨	10	⑪	12	⑬	14	15*
11		24	②⑤	②⑥	②⑦	28	29	③⑩	③⑪
10		16	17*	18	19*	20	21	②②	23*

Residue Map Example

■ $f(w, x, y, z) = \Sigma (0, 1, 2, 3, 4, 6, 11, 12, 15)$

wxy		000	001	010	011	100	101	110	111
z	0	①0	②2	④4	6	8	10	⑫12	14
	1	①1	③3	5	7	9	⑪11	13	⑮15
		↑	↑	↑	↑	↑	↑	↑	↑
		1	1	\bar{z}	0	0	z	\bar{z}	z

Residue Map Example

xyz vw	000	001	010	011	100	101	110	111
00	0	①	2	3	4	5	6*	7
01	8	⑨	10	⑪	12	⑬	14*	15
11	24	②⑤	②⑥	②⑦	28	29	30*	31
10	16	17*	18	19*	20	21	22*	23
	↑	↑	↑	↑	↑	↑	↑	↑
	0	1	vw	w	0	$\bar{v}w$	ϕ	0

Syllabus

- Basic operations of switches
- Switch logic circuits
- Systematic design methodologies
 - Tree network
 - 0/1- x/x' -tree network
 - 0/1-tree network

Systematic Design Methods

■ Tree networks

- Uniform-tree network
- Freeform-tree network

■ 0/1- x/x' -tree network

■ 0/1-tree networks

- General 0/1-tree network
- f/f' paradigm

Tree Networks

■ Basic design method

- Repeatedly apply Shannon's expansion theorem
- Trivial literals (x and x')


■ Types of tree networks

- Freeform-tree network
- Uniform- tree network


Tree Networks

■ Implementations

- Using CMOS switches
- Using nMOS switches



(a) Using CMOS switches



(b) Using nMOS switches

Freeform-Tree Network


■ Example

$$f(w, x, y, z) = \overline{\overline{w}x + x\overline{y}z + wyz}$$

■ Let

$$\begin{aligned} g = \overline{f} &= \overline{w}x + x\overline{y}z + wyz \\ &= \overline{w}(\overline{x} + x\overline{y}z) + w(x\overline{y}z + yz) \\ &= \overline{w}[\overline{x}(1) + x(\overline{y}z)] + w[\overline{y}(xz) + y(z)] \\ &= \overline{w}\{\overline{x}(1) + x[\overline{y}(\overline{z}) + y(0)]\} + w\{\overline{y}[\overline{x}(0) + x(\overline{z})] + y(z)\} \end{aligned}$$

Freeform-Tree Network



Uniform-Tree Network


■ Example

$$f(w, x, y, z) = \overline{\overline{wx} + \overline{xyz} + \overline{wyz}}$$

■ Let

$$\begin{aligned} g = \overline{f} &= \overline{wx} + \overline{xyz} + \overline{wyz} \\ &= \overline{w}(\overline{x} + \overline{xyz}) + \overline{w}(x\overline{yz} + yz) \\ &= \overline{w}[\overline{x}(1) + x(\overline{yz})] + \overline{w}[\overline{x}(yz) + x(\overline{yz} + yz)] \\ &= \overline{w}\{\overline{x}(1) + x[\overline{y}(\overline{z}) + y(0)]\} + \overline{w}\{\overline{x}\{[\overline{y}(0) + y(z)] + x[\overline{y}(\overline{z}) + y(z)]\}\} \end{aligned}$$

Uniform-Tree Network



Syllabus

- Basic operations of switches
- Switch logic circuits
- Systematic design methodologies
 - Tree network
 - 0/1- x/x' -tree network
 - 0/1-tree network

0/1- x/x' -Tree Networks

■ 0/1- x/x' network

- Apply Shannon's expansion theorem
- Literals x , x' and/or constants 0/1

■ Constraints:


$$f_Y^0 \cup f_Y^1 \cup f_Y^x \cup f_Y^{\bar{x}} = 1$$

$$f_Y^0 \cap f_Y^1 \cap f_Y^x \cap f_Y^{\bar{x}} = \varphi$$


f_Y^s is the set of any combinations of Y such that $R_Y(X) = s$,
where $s \in \{0, 1, x, x'\}$

0/1- x/x' -Tree Networks

■ General paradigms



(a)



(b)



0/1- x/x' -Tree Network Example

- Realize the following switching function

$$f(x, y, z) = xy + xz + yz$$

$yz \backslash x$	00	01	10	11
0	0	1	2	(3)
1	4	(5)	(6)	(7)

↑ 0 ↑ x ↑ x ↑ 1



0/1- x/x' -Tree Network Example

■ Example

$$f(w, x, y, z) = \overline{\overline{wx} + \overline{xyz} + wyz}$$

$$g = \overline{f}(w, x, y, z) = \overline{\overline{wx} + \overline{xyz} + wyz}$$

$$= \Sigma(0, 1, 2, 3, 4, 11, 12, 15)$$

wxy		000	001	010	011	100	101	110	111
z	0	①0	②2	④4	6	8	10	⑫12	14
	1	①1	③3	5	7	9	⑪11	13	⑮15
		↑	↑	↑	↑	↑	↑	↑	↑
		1	1	\bar{z}	0	0	z	\bar{z}	z

$$f_Y^0 = \overline{wxy} + \overline{wx\bar{y}}$$


$$f_Y^1 = \overline{wx\bar{y}} + \overline{wxy} = \overline{wx}$$

$$f_Y^z = \overline{wx\bar{y}} + \overline{wxy} = \overline{wy}$$

$$f_Y^{\bar{z}} = \overline{wx\bar{y}} + \overline{wxy} = \overline{xy}$$

0/1- x/x' -Tree Network Example (continued)

- The resulting logic circuit is as follows:




Syllabus

- Basic operations of switches
- Switch logic circuits
- Systematic design methodologies
 - Tree network
 - 0/1- x/x' -tree network
 - 0/1-tree network

0/1-Tree Networks

■ General paradigm




0/1-Tree Network Example

■ Example

$$f(w, x, y, z) = \overline{\overline{wx} + yz}$$


$$g(w, x, y, z) = \overline{f} = \overline{wx} + yz$$

$$\overline{g} = f = \overline{\overline{wx} + yz} = (w + \overline{x})(\overline{y} + \overline{z})$$




Pitfalls of Shannon's Expansion

$$f(x, y) = \bar{x} + y = \bar{x} \cdot 1 + x \cdot y$$




x	y	f
0	0	1
0	1	1
1	0	0
1	1	-

(a)



x	y	f
0	0	1
0	1	-
1	0	-
1	1	1

(b)



x	y	f
0	0	1
0	1	1
1	0	0
1	1	1

(c)